### Hardware Realisierung eines Pipeline A/D-Wandlers

### Hardware Realisation of a Pipeline A/D-Converters

**Dr. Richard Izak** 

izak@ieee.org



OTH Regensburg, 20.April 2021

# Outline

- □A/D-Converters: Intro & Architecture differences
- □Cyclic ADC => Pipeline ADC: Increasing the sample rate
- □Circuitry of a Pipeline-ADCs
- Circuit non-idealities and counter-measures
- Pipeline-ADC modification and new approaches
- Outlook and Summary



### **Basics of Data Conversion**

Each digital signal processing system needs a data acquisition channel, an interface to our analog world: ADC and/or DAC

ADC/DAC circuit design is the most challenging field of electronics:

- each additional bit of accuracy corresponds to a doubled precision requirements: 10bit = 2<sup>-10</sup> = 0,1% => 20bit = 2<sup>-20</sup> = 1ppm
- design of data converters needs deep understanding of their spectral properties (system theory)



# **ADC Architectures**

ADC contradiction (design compromise): **Speed**  $\Leftrightarrow$  **Accuracy** 

• high sample rate (GS/s) with low resolution (6-8-10 bit)

(satCom, early mobCom, digTV)

parallel ADC: Flash, Folding, (Parallel) Pipeline, Bandpass  $\Sigma$ - $\Delta$ /CTSD

- moderate sample (MS/s) rate at moderate resolution (12-14 bit) <u>Serial ADC</u> / Weighting principles: successive approx. SAR ADC and cyclic/algorithmic ADC,  $\Sigma$ - $\Delta$  ADC, Pipeline ADC
- low sample rate, very high resolution (20-24 bit)

(process control, precise sensor monitoring, space telescopes)

- $\Sigma$ - $\Delta$  ADC with high oversampling (OSR)
- integrating & incremental ADC



### **ADC** specification parameters

### Static parameters

• ADC offset error, ADC gain error (slope)

Integral (INL) and
 Differential (DNL)
 Non-Linearity





# **Serial ADC Architectures**

### Weighting A/D conversion principle: 1-bit conversion cycle



cyclic/algorithmic ADC



-Simplest circuitry: Comparator, CapArray

=> Higher sampling rate!

- calibration for >11 Bit accuracy required
- large input Cap to be driven (Pre-Amp)
- DAC => key functional block (linearity)

- Full analog circuitry (SC & Amp) =>

=> more R&D complexity

- Offset and Loop-Gain crucial
- Lower area but lower sample rate

# Serial ADC: 1b vs. 1.5b cycle

### **CR: conventional restoring (1b)**



out of

convergence

 $\mathbf{b}_{\mathbf{X}} = \mathbf{b}_{\mathbf{X}}$ 

Schwellen verschiebung

Uref

out of 🤈

range

#### Gray (UC Berkeley) 1984-1990

Restspannung

 $\mathbf{b}_{\mathbf{X}} = \mathbf{0}$ 

Ures 1

Uref

out of h

range

### RSD: redundant signed digit (1.5b)



#### Robertson diagram: depiction of the 1b ADC loop transfer function

### Serial ADC => parallel ADC

#### **Cyclic ADC: 1b conversion loop**



Instead of recycling the ADC loop for conversion for all 12-14 bits => break up the loop and pass the converted residue voltage to the next 1b ADC conversion stage

#### **Pipeline ADC: 1b conversion stage**



Latency of conversion remains identical, but conversion speed increases! (pipelining principle)

Chip Area and Power Consumption increase (12b pipe => 12x area)

### **Pipeline ADC**



1<sup>st</sup> stage requires 12b accuracy (SC settling, Amp gain&offset) => each following 1b-stages has 1b decreased accuracy requirements  $\Rightarrow$ speed (shorter cycles) and power scaling (simpler amplifiers)

### $\Rightarrow$ speed increase by including last stage as 5b flash ADC (no residue)



### **Circuit non-idealities**



<u>Switched Capacitor (</u>SC) realization of Sample&Hold (S&H), Reference subtraction and 2x Multiplication/gain

Analog circuit realization with operational amplifiers (even if simplest voltage doubling technique by stacking capacitor arose in 2000 Quinn @ Xilinx)

### Error sources of analog SC circuitry:

CO = Comparator offset => Missing Codes and Missing Resolution 1.5b RSD conversion cancels this error IO = Loop offset => Overall Offset + Non-linaearity 1.5b RSD conversion cancels this error IO = Reference offset => Overall Gain error

**Ge** = Loop gain ( != 2 ) error => Error in linearity (INL,DNL)

### **Circuit non-idealities**

### > Dynamic Errors

- Sampling- and Jitter-noise (kT/C) => SNR degradation
- additional effects in the near of the frequency-limit caused by the shortened settling process
  - additional OpAmp-, Sampling-, Jitter- noise
  - Frequency limitation of Amplifier (deterioration of ENOB over fin)

# **Circuit non-idealities**

#### **Dynamic Errors** $\geq$

- Static Errors (steady state of the settling process) affecting in the ADC:
  - Offset, Overall gain  $\rightarrow$  calibration after A/D conversion possible
  - INL,DNL (=> THD) : mainly caused by loop gain-error (x2-operation)

Main physical error-sources and counter-measure solutions :

All effects (except offset) deteriorates the accurate x2-operation

- Capacitors : Capacitor-Mismatch → Ratio independent SC design
- Switches : Clock-Feedthrough → Fully-Differential Technique
- OpAmp: Offset & Finite Gain → CDS Techniques | High Gain
- Parasitic Caps:  $\rightarrow$  stray insensitive design, post-layout analysis  $\rightarrow$  layout

### SC error compensation

CDS: correlated double sampling (additional SC phase with dummy Caps) => voltage correction



Prediction phase (error measure): Transfer operation with Dummy-C's for error estimation

$$C_{e1}=C_{e2}$$
  
→  $UC_{o1}=UC_{o2}=\frac{1}{2}Ue$ 

 $C_{xd} / C_{yd} = C_x / C_y$ 

- → Uoutd  $\approx$  Uout
- → Ue1 ≈ Ue2

#### but because of charge needed by Ce:

Ue2 =(1+
$$\epsilon$$
)\* Ue1;  $\epsilon \approx (1/G_0)^*(C_e/C_v)$ 



Operation phase (error compensation): final Transfer operation with error cancellation

Ue2 -  $(2 * \frac{1}{2} Ue1) \approx 0$ 

- → new virtual ground nodes with zero-difference
- $\rightarrow$  full charge transfer from C<sub>x</sub> to C<sub>y</sub>

Exact Size of Ce doesn't matter , because of voltage addition

### SC error compensation

### CDS: correlated double sampling => charge correction



Prediction phase: Transfer operation with Dummy-C's for error estimation

$$C_e = C_{e1} = C_{e2} = C_x + C_y \approx 2^* C_x \text{ with } C_x \approx C_y$$
  
→ QCe = Ue1\*(C<sub>e1</sub>+C<sub>e2</sub>) ≈ 4\*Cx\*Ue1  

$$C_{xd} / C_{yd} = C_x / C_y$$
  
→ Uoutd ≈ Uout → Ue1 ≈ Ue2  
but because of charge needed by Ce:  
Ue2 = (1+s)\* Ue1: s ~ 2/Co

 $-(1\pm \delta)$  UEI,

Kindt, Izak: ADDA 2002 Prague publication



**Operation phase :** final Transfer operation with error compensation

Charge in Ce will be reduced by Qk

 $Qk = 2^{*}C_{a}^{*} (Ue1 - \frac{1}{2}^{*}Ue2) \approx C_{a}^{*}Ue2$ 

Error at output is (see before !):

$$Ue_{out} = Ue2^{*}(1+C_{x}/C_{y}) \approx 2^{*}Ue2$$

- → needed compensation charge is Ue<sub>out</sub>\* Cy

→ Qk' = Ue2'(C<sub>x</sub> + C<sub>y</sub>)  $\approx 2^{*}C_{y}^{*}Ue2$ → Correction is done if Qk'=Qk: C<sub>e</sub> = C<sub>x</sub> + C<sub>y</sub>  $\approx 2^{*}C_{y}$ considering charge consumption of Ce (if Cx = Cy):

exactly:  $C_{e} = 2^{*}C_{x}^{*}(1 + \varepsilon) / (1 - \varepsilon)$ 

### **SC error compensation**



# **Block level circuit design**

### **Clocked comparator (SC)**



	ADC1	ADC2
Amp spec	(2 stages)	(1 stage)
Diff. Gain	101.3 dB	85.5 dB
Unity gain freq.	68.5 MHz	z 34 MHz
(@ 2pF load)		
Phase margin	55.7°	71°
(@ 2pF load)		
Power consumpt.	28 mW	4.3 mW
Chip area	1.5 mm <sup>2</sup>	0.11mm <sup>2</sup>
Internal compensa	t. 1.5pF	
	1	

0.6um CMOS in 1999



# **Recent innovation in pipeline ADC**

# Time-interleaving (parallel pipeline)

f\_/M

f<sub>c</sub>/M

V<sub>IN</sub> C

ADC<sub>1</sub>

ADC<sub>2</sub>

Highest speed boost of ADC in recent years: Ahmed Ali (ADI) 14b 5GS/s in 28nm CMOS

But new challenges arose: digital calibration of inter-channel offset, gain, clock skew, BW mismatch!

Huge digital post-processing, possible only thanks to 12-20nm technology progress!



# **Recent innovation in pipeline ADC**

### **Continuous-Time pipeline ADC**



Inherent Anti-Aliasing: DT & CT ADC Combining the advantages from both worlds:

-SC pipeline ADC with large bandwidth

- inherent AAFilter & silent input of CTSD ADC

CT offers inherent anti-aliasing

→ Anti-aliasing filter can be relaxed or removed





Gubbins/Moon: 2008-2010 publication Shibata (ADI) 2019-2020 publications

# Summary

- Pipeline ADC architecture derived
- Non-idealities at system and circuit level discussed
- Circuit blocks and design solution revealed
- Further innovation for future pipeline ADCs shown

